

Cover Sheet	1
Block Diagram/Clock Map/Power Map	2-4
Intel LGA775 CPU	5-7
Intel Bearlake- MCH -P31/G31	8-11
Intel ICH7 - PCI & DMI & CPU & IRQ	12
Intel ICH7 - LPC & ATA & USB & GPIO	13
Intel ICH7 - POWER	14
Clock - ICS9LPRS908DGLF	15
LPC I/O - F71882	16
HD- ALC888	17
LAN REALTEK RTL8111C/8111B	18
DDR II System Memory 1 & 2	19
DDR II System Memory 3 & 4	20
DDR II VTT Decoupling	21
PCI EXPRESS X16 & X1 Slot	22
PCI Slot 1 & 2 & 3 Slot	23
IEEE-1394 VT6308	24
VGA Connectors	25
USB Connectors	26
ATX Connetcor Front Panel IDE & SATA Connectors	27
CPU/SYSTEM/POWER FAN	28
ACPI CONTROLLER UPI	29
VRM 11.0 - INTELSIL - ISL6322CR	30
GMCH VCORE &DDR VOLTAGE	31
AutoBOM parts	32

# MS-7392

Version: 2.2

## CPU:

Intel Pentium 4, Pentium D, Core2 Duo, Wolfdale, Kentsfield and Yorkfield processors in LGA775 Package.

## System Chipset:

Intel - MCH (North Bridge) P31  
Intel ICH7R (South Bridge)

## On Board Chipset:

BIOS -- SPI EEPROM  
HD Codec -- ALC888  
LPC Super I/O -- F71882  
LAN-- REALTEK RTL8111C/8111B  
CLOCK -- ICS9LPRS908DGLF

## Main Memory:

DDR II \* 4 (Max 4GB)


## Expansion Slots:

PCI2.3 SLOT \* 3  
PCI EXPRESS X1 SLOT \* 2  
PCI EXPRESS X16 SLOT


## INTELSIL PWM:

Controller: INTELSIL - ISL6322CR


# Block Diagram









# CLOCK MAP



# POWER MAP



### CPU SIGNAL BLOCK



PLACE BPM/TCK/TDI/TMS TERMINATION NEAR CPU  
PLACE TDO TERMINATION NEAR CONNECTOR




**MICRO-STAR INT'L CO., LTD.**

Title			
Intel LGA775 CPU - Signals			
Size	Document Number	Rev	
	MS-7392	2.2	
Date:	Tuesday, April 29, 2008	Sheet	5 of 35




	2005 Performance FMB platform 1	2005 Mainstream/Value FMB platform 2	2005 65W FMB platform 3
MSID1	0	0	0
MSID0	0	NC	NC












```
DDR_RCOMPVOH = 0.8 * VCC_DDR
DDR_RCOMPVOL = 0.2 * VCC_DDR
```




BSEL			TABLE
2	1	0	PSB FREQUENCY
0	1	0	200 MHZ (800)
0	0	1	133 MHZ (533)




Place close to GMCH




MCH CORE DECOUPLING
















5020 Parts









INTEL-NR88B0BVBVA[G31]-A1-RH

 <b>MICRO-STAR INT'L CO., LTD.</b>		
Title: Intel Bearlake G31 - CPU Signals		
Size: Document Number	Rev: 2.2	
MS-7392		
Date: Friday, May 16, 2008	Sheet: 11	of 35


GNT5#	GNT4#	ROUTING
0	1	Flash Cycles Routed to SPI
1	0	Flash Cycles Routed to PCI
1	1	Flash Cycles Routed to LPC



<b>MICRO-STAR INT'L CO., LTD.</b>			
Title Intel ICH7 - PCI & DMI & CPU & IRQ			
Size	Document Number	Rev	
	MS-7392	2.2	
Date:	Wednesday, May 14, 2008	Sheet	12 of 35



Following are the GPIOs that need to be terminated properly if not used:  
GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3\_3 if unused.  
GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3\_3 if unused.










# Clock Generator - ICS9LPRS906CGLF

# CLOCK GEN STRAPING



## CPU Frequency Selection

FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	200M



For 400MHz CPU Support

## JFSB1


Plug 1--2  
200MHZ-->200MHZ  
Plug 2--3  
200MHZ-->266MHZ

## JFSB2


Plug 1--2  
266MHZ-->266MHZ  
Plug 2--3  
266MHZ-->333MHZ

## JFSB1


Open  
JFSB2  
333MHZ-->400MHZ



## Mounting Holes







## Optics Orientation Holes



MICRO-STAR INT'L CO., LTD.

Title: Clock - ICS9LPRS906CGLF  
Size: Document Number: MS-7392  
Date: Wednesday, May 14, 2008 Sheet: 15 of 35











## DDR2 CHANNEL A





 **MICRO-STAR INT'L CO., LTD.**

Title			
DDR II DIMM 1&2			
Size	Document Number	Rev	
	MS-7392	2.2	
Date:	Tuesday, April 29, 2008	Sheet	19 of 35


## DDR2 CHANNEL B







Title			
DDR II DIMM 3&4			
Size	Document Number		Rev
	MS-7392		2.2
Date:	Tuesday, April 29, 2008	Sheet	20 of 35





CHANNEL A V\_SM\_VTT DECOUPLING CAPS



CHANNEL B V\_SM\_VTT DECOUPLING CAPS




FOR EMI RESERVED



FOR EMI RESERVED

<OrgAddr1>		MICRO-STAR INT'L CO., LTD.	
Title		DDR II VTT DECOUPLING	
Size	Document Number	MS-1002	Rev 2.2
Date:	Thursday, April 24, 2008	Sheet 21	of 35







# PCI SLOT 1 (PCI VER: 2.2 COMPLY)

# PCI SLOT 2 (PCI VER: 2.2 COMPLY)


# PCI SLOT 3 (PCI VER: 2.2 COMPLY)



IDSEL = AD16  
 MASTER = PREQ#0  
 PIRQ#A






IDSEL = AD17  
 MASTER = PREQ#1  
 PIRQ#B




IDSEL = AD18  
 MASTER = PREQ#2  
 PIRQ#C

## PCI PULL-UP / DOWN RESISTORS



## 1394a OHCI Link Layer Controller







## Video Connector

PLACE CLOSE TO VGA CONNECTOR

Thw R ,G ,B route lengths should be length match to 200mils.


PLACE CLOSE TO MCH,  
WITHIN 225mils.

As close as possible to VGA connector within 0.5 inch



$$V_o = V_{ref} (1 + R_2/R_1) + I_{adj} \times R_2$$

where  $V_{ref} = 1.25V$ ,  $I_{adj} = 55\mu A$


## POWER CIRCUIT FOR USB PORT 0,1,2,3 (REAR)



## POWER CIRCUIT FOR USB PORT (FRONT)




## REAR PANEL USB CONNECTOR FOR USB PORT 0,1




CD470U10EL11.5  
OPT  
CD470U10EL11.5







## FRONT PANEL USB CONNECTOR FOR USB PORT 6,7



## REAR PANEL USB CONNECTOR FOR USB PORT 2,3




## FRONT PANEL USB CONNECTOR FOR USB PORT 4,5




MICRO-STAR INT'L CO., LTD.

Title			
USB Connectors			
Size	Document Number	Rev	
	MS-7392	2.2	
Date:	Tuesday, May 13, 2008	Sheet	26 of 35


## ATX Connector




## INTEL/PB Front Panel Connector




## MSI Front Panel Connector



## ATA 33/66/100 IDE Connectors



## SERIAL ATA CONNECTOR BLOCK



[illegible][illegible]

## SYSTEM FAN2


## SYSTEM FAN3

The diagram shows the electrical connection for the SYSTEM FAN3. A +12V supply is connected to a junction point. This junction is connected to the positive terminal of capacitor C184 (X.01uF) and the positive terminal of capacitor C5 (C10U16X5R6). The negative terminal of C5 is connected to ground. The positive terminal of C5 is also connected to the positive terminal of a three-pin connector labeled SYSFAN3 BH1X3B\_white-2. The negative terminal of the connector is connected to ground.






## DDR II 1.8V POWER



## NB 1.25V POWER



**Auto-BOM Manual Parts**

PCB1  
PCB  
PCB-7392

BATTERY1  
  
BATTERY-CR2032

**Auto-BOM Option Parts**

RTL8111B  
OPT  
X\_RTL8111B

ICH7  
OPT  
X\_ICH7

G31  
OPT  
X\_G31

P31-R1  
OPT  
X\_OR0402

OnVGA1.3  
OPT  
X\_1.3KR1%2


G31-C1  
OPT  
X\_C0.1U16Y0402

USB  
OPT  
X\_USB

P31 HEATSINK    ICH7 HEATSINK

HT\_U7  
OPT  
P31 HEATSINK

HT\_U20  
OPT  
ICH7 HEATSINK

PIPE1  
  
HS-0800341-RH

MEC1 X MEC1  
MEC2 X MEC2  
MEC3 X MEC3  
MEC4 X MEC4  
MEC5 X MEC5  
MEC6 X MEC6  
MEC7 X MEC7



[illegible]

ICH7									
GPIO	Alt Func	PIN	I/O/NC	POWER	PU	SMI	TOL	DEFAULT	SIGNAL NAME
GPIO0	Unmultiplexed	AB18	I/O	CORE	N	Y	3.3V	GPI	STRAPPED
GPIO1	REQ5#	C8	I/O	CORE	N	Y	5V	GPI	PREQ#5
GPIO2	PIRQE#	G8	I/OD	CORE	N	Y	5V	GPI	PIRQ#E
GPIO3	PIRQF#	F7	I/OD	CORE	N	Y	5V	GPI	PIRQ#F
GPIO4	PIRQG#	F8	I/OD	CORE	N	Y	5V	GPI	PIRQ#G
GPIO5	PIRQH#	G7	I/OD	CORE	N	Y	5V	GPI	PIRQ#H
GPIO6	Unmultiplexed	AC21	I/O	CORE	N	Y	3.3V	GPI	JAUD2_EN#
GPIO7	Unmultiplexed	AC18	I/O	CORE	N	Y	3.3V	GPI	STRAPPED HI
GPIO8	Unmultiplexed	E21	I/O	Resume	N	Y	3.3V	GPI	STRAPPED
GPIO9	Unmultiplexed	E20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO10	Unmultiplexed	A20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED
GPIO11	SMBALERT#	B23	I/O	Resume	N	Y	3.3V	Native	SMB_ALERT#
GPIO12	Unmultiplexed	F19	I/O	Resume	N	Y	3.3V	GPI	SIO_PME#
GPIO13	Unmultiplexed	E19	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO14	Unmultiplexed	R4	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO15	Unmultiplexed	E22	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO16	Unmultiplexed	AC22	I/O	CORE	N	N	3.3V	0	NC
GPIO17	GNT5#	D8	I/O	CORE	N	N	3.3V	N/A	PGNT#5
GPIO18	Unmultiplexed	AC20	I/O	CORE	N	N	3.3V	1	NC
GPIO19	SATA_1GP	AH18	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO20	Unmultiplexed	AF21	I/O	CORE	N	N	3.3V	1	NC
GPIO21	SATA_0GP	AF19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO22	REQ4#	A13	I/O	CORE	N	N	3.3V	Native	PREQ#4
GPIO23	LDRQ_1#	AA5	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO24	Unmultiplexed	R3	I/O	Resume	N	N	3.3V	GPO	NC (NO CHANGE)
GPIO25	Unmultiplexed	D20	I/O	Resume	Y	N	3.3V	1	NC
GPIO26	Unmultiplexed	A21	I/O	Resume	N	N	3.3V	0	NC
GPIO27	Unmultiplexed	B21	I/O	Resume	N	N	3.3V	0	NC
GPIO28	Unmultiplexed	E23	I/O	Resume	N	N	3.3V	0	NC
GPIO29	OC5#	C3	I/O	Resume	N	N	3.3V	GPI	OC#2
GPIO30	OC6#	A2	I/O	Resume	N	N	3.3V	GPI	OC#3
GPIO31	OC7#	B3	I/O	Resume	N	N	3.3V	GPI	OC#3
GPIO32	Unmultiplexed	AG18	I/O	CORE	N	N	3.3V	1	BIOS_WP#
GPIO33	Unmultiplexed	AC19	I/O	CORE	N	N	3.3V	1	NC
GPIO34	Unmultiplexed	U2	I/O	CORE	N	N	3.3V	0	NC
GPIO35	SATACLKREQ#	AD21	I/O	CORE	N	N	3.3V	1	NC
GPIO36	SATA2GP	AH19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO37	SATA3GP	AE19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO38	Unmultiplexed	AD20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO39	Unmultiplexed	AE20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO48	GNT4#	A14	I/O	CORE	N	N	3.3V	Native	PGNT#4
GPIO49	CPUPWRGD	AG24	I/O	V_CPU_IO	N	N	V_CPU_IO	Native	H_PWRGD
Following are the GPIOs that need to be terminated properly if not used: GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused. GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.									

SIO W83627EHF(CONTINUE)					
GPIO	Alt Func	PIN	USAGE	Input/Output	NOTES
GP44	DTRB#	81	DTRB#	OUT8	UART B Data Terminal Ready.
GP45	RTSB#	80	RTSB#	OUT8	UART B Request To Send.
GP46	DSRB#	79	DSRB#	INt	Data Set Ready.
GP47	CTSB#	78	CTSB#	INt	Clear To Send.
GP50	EN_VRM10/WDT0#	77	STRAPPED DOWN	INod	defined as VID transition voltage level
GP51	RSMRST#	75	RSMRST#	OD12	Resume reset signal output.
GP52	SUSB#	73	SLP_S3#	INt	System S3 states input.
GP53	PSON#	72	PSON#	OD12	This pin generates the PWRCTL# signal while the power failure.
GP56	PSIN	68	PSIN	INt	Panel Switch Input.
GP57	PSOUT#	67	PSOUT#	OD12	Panel Switch Output.
GP60	RIA#	57	RIA#	INt	Ring Indicator.
GP61	DCDA#	56	DCDA#	INt	Data Carrier Detect.
GP62	SOUTA/PENKBC	54	SOUTA	OUT8	UART A Serial Output.
GP63	SINA	53	SINA	INt	Serial Input.
GP64	DTRA#/PENROM	52	DTRA#	OUT8	UART A Data Terminal Ready.
GP65	RTSA#/HEFRAS	51	RTSA#	OUT8	UART A Request To Send.
GP66	DSRA#	50	DSRA#	INt	Data Set Ready.
GP67	CTSA#	49	CTSA#	INt	Clear To Send.

GPIO	PIN	POWER	TOL	SIGNAL NAME
FGPI0	6	MAIN	3.3V	ATADET0
FGPI1	5	MAIN	3.3V	PULL UP
FGPI2	4	MAIN	3.3V	PULL UP
FGPI3	3	MAIN	3.3V	PULL UP
FGPI4	30	MAIN	3.3V	PULL DOWN

Note: FWH GPs should only be used for static options, do not put dynamic nets on these

PCI Config.				
DEVICE	MCP1 INT	PIN	REQ#/IGNT#	CLOCK
LAN	PIRQ#E		PREQ#4 PGNT#4	AD20 PCI_LAN
PCI1	PIRQ#A PIRQ#B PIRQ#C PIRQ#D		PREQ#0 PGNT#0	AD16 PCI_CLK0
PCI2	PIRQ#B PIRQ#C PIRQ#D PIRQ#A		PREQ#1 PGNT#1	AD17 PCI_CLK1
PCI3	PIRQ#C PIRQ#D PIRQ#A PIRQ#B		PREQ#2 PGNT#2	AD18 PCI_CLK2
PCI4	PIRQ#D PIRQ#A PIRQ#B PIRQ#C		PREQ#3 PGNT#3 PREQ#5 PGNT#5	AD19 AD21 PCI_CLK3 PCI_CLK4


DDRII DIMM Config.		
DEVICE	ADDRESS	CLOCK
DIMM 1	A0H	P_DDR0_A/N_DDR0_A P_DDR1_A/N_DDR1_A P_DDR2_A/N_DDR2_A
DIMM 2	A2H	P_DDR3_A/N_DDR3_A P_DDR4_A/N_DDR4_A P_DDR5_A/N_DDR5_A
DIMM 3	A4H	P_DDR0_B/N_DDR0_B P_DDR1_B/N_DDR1_B P_DDR2_B/N_DDR2_B
DIMM 4	A6H	P_DDR3_B/N_DDR3_B P_DDR4_B/N_DDR4_B P_DDR5_B/N_DDR5_B

JUMPER SETTING		
JBAT1	(1-2)NORMAL	(2-3)CLEAR


JCI1	Chassis Intrusion
Open	Normal
(1-2)	Chassis Open

GPIO MAP & JUMPER SETTING			
Rev	Document Number	MS-7392	Rev 2.2
Date:	Thursday, April 24, 2008	Sheet 34 of 35	

## RESET MAP



## PWROK MAP



Title		
POWEROK MAP		
Size	Document Number	Rev
	MS-7392	2.2
Date:	Thursday, April 24, 2008	Sheet 35 of 35